[ĐN] Analog Layout Design Engineer

Enginering Engineering Presentation Development Research Teamwork Visualization

Icon salary Mức lương
Thương lượng
Icon Location Khu vực
Da Nang

Phúc lợi

Extra health insurance Extra health insurance
Flexible working time Flexible working time
Full social insurance Full social insurance
Salary review Salary review
Travel/company trips Travel/company trips
Laptop/desktop for works Laptop/desktop for works
Performance bonus Performance bonus

Tổng quan về công việc và trách nhiệm

Candidates do not have to have experience on all the tasks below, there will be trainings to new engineers to adapt with Synopsys design and flows. - Work on custom layout Analog IPs like High Speed IOs, PLL, DLL, Bandgap, High Speed macros for PHY, Clock trees... - Floor planning, power design, signal routing strategy, EMIR awareness, parasitic optimization for layout blocks from schematics - Understand and apply Analog Layout techniques to ensure design meet performance with minimum area and good yield. - Participate in building and enhancing layout flow for faster, higher quality design process. - Do layout verification for DRC/LVS/ERC/ANT/ESD/DFM - Do PERC verification for ESD/LUP checks - Complete all design quality checks and data quality checks - Work with Place and Route engineer to integrate analog layouts into top level. - Work with Package team to ensure the integration of top die and package - Do design reviews across global team - May collaborate in package design (interposer design, RDL design) - Work closely with design team in Viet Nam, USA, Canada and other countries to ensure the success of the whole product. - May join research programs to implement new ideas for future products and flows - May lead a layout team to complete a full design block - Mentor junior layout engineers or interns

Kỹ năng và kinh nghiệm tối thiểu

- BS in Electronics Engineering, Electromechanics, Physics, Telecommunications. - 2+ years of experience in custom layout. - Familiar with Layout entry tools: Cadence, Synopsys - Familiar with Layout verification tools: Mentor Calibre, Synopsys ICV - Understand basic semiconductor fabrication processes - Understand MOSFET fundamentals - Understand layout techniques for high speed, matching, ESD, Latchup, Antenna, EMIR. - Experienced with mentoring/leading junior layouts to complete a design. - Experienced with writing layout review presentations and layout verification reports - Good English communication - Strong team player - Self-motivated, humble, honest and willing to learn.

Tại sao ứng viên nên làm ở đây

Benefits - Insurance - Travel - Team building - Birthday celebration - Promotion - Bonus - Healthcare - Training - Days off on Saturday and Sunday

Ưu tiên có kỹ năng và kinh nghiệm

- Experience in the relevant industry is a plus

Jonhny Do

Headhunter | Recruiter
Verified
employee 77 ứng viên
cup 15 phỏng vấn
health 4 offers

Ứng tuyển vào công việc này

Thành công!

Cảm ơn bạn, bạn đã gửi thông tin thành công.

← Xem thêm công việc của Jonhny Do
upload Nhấp vào hoặc kéo thả tệp vào để tải lên Chỉ có thể tải lên 1 tập PDF (3MB)

Jonhny Do

Headhunter | Recruiter
Verified
Icon employee 77 ứng viên
Icon cup 15 phỏng vấn
Icon health 4 offers

Công việc đã hoàn thành (4)